source:
trunk/MultiChannelUSB@
81
Name | Size | Rev | Age | Author | Last Change |
---|---|---|---|---|---|
../ | |||||
uwt_bior31.v | 1.9 KB | 72 | 15 years | testing all components together | |
UserInterface.tcl | 29.3 KB | 78 | 15 years | make configuration frame always visible | |
usb_fifo.v | 2.8 KB | 58 | 15 years | code cleanup | |
test_pll.v | 5.1 KB | 59 | 15 years | move control and test code to separate modules | |
test.v | 793 bytes | 59 | 15 years | move control and test code to separate modules | |
pll.v | 5.1 KB | 27 | 15 years | initial commit | |
Paella.v | 11.7 KB | 81 | 15 years | activate all 3 ADC channels | |
Paella.qsf | 17.9 KB | 72 | 15 years | testing all components together | |
Paella.qpf | 1.2 KB | 27 | 15 years | initial commit | |
Paella.dpf | 1.4 KB | 41 | 15 years | add one real ADC channel | |
Paella.cof | 436 bytes | 39 | 15 years | add configuration for EPCS16 | |
oscilloscope.v | 3.8 KB | 72 | 15 years | testing all components together | |
i2c_fifo.v | 3.1 KB | 71 | 15 years | move to central clock domain | |
histogram.v | 3.2 KB | 72 | 15 years | testing all components together | |
control.v | 7.0 KB | 79 | 15 years | switch from 8 to 4 byte command | |
analyser.v | 1.7 KB | 76 | 15 years | add counter between peaks | |
adc_pll.v | 5.1 KB | 55 | 15 years | add pll for lvds interface | |
adc_para.v | 595 bytes | 60 | 15 years | interface for parallel ADC with unreliable clock | |
adc_lvds.v | 1.4 KB | 72 | 15 years | testing all components together | |
adc_fifo.v | 1.4 KB | 72 | 15 years | testing all components together |
Note:
See TracBrowser
for help on using the repository browser.