Timeline



Sep 23, 2009:

9:46 PM Changeset [63] by demin
add parameters for number of channels and channel resolution
9:45 PM Changeset [62] by demin
add polarity flag
9:44 PM Changeset [61] by demin
add interface for parallel ADC with unreliable clock
9:42 PM Changeset [60] by demin
interface for parallel ADC with unreliable clock

Sep 18, 2009:

1:40 PM Changeset [59] by demin
move control and test code to separate modules
1:39 PM Changeset [58] by demin
code cleanup
Note: See TracTimeline for information about the timeline view.