module Paella
	(
		input	wire			CLK_50MHz,
		output	wire			LED_0
	);
	
	reg		[31:0]	counter;
	
	assign	LED_0	=	counter[25];

	always @ (posedge CLK_50MHz)
	begin
		counter <= counter + 32'd1;
	end

endmodule