|
Last change
on this file since 88 was 84, checked in by demin, 16 years ago |
|
improve timings in all components
|
|
File size:
376 bytes
|
| Line | |
|---|
| 1 | module suppression
|
|---|
| 2 | (
|
|---|
| 3 | input wire clk,
|
|---|
| 4 | input wire [11:0] data,
|
|---|
| 5 | input wire [11:0] baseline,
|
|---|
| 6 |
|
|---|
| 7 | output wire [11:0] result
|
|---|
| 8 | );
|
|---|
| 9 |
|
|---|
| 10 | reg [11:0] result_int;
|
|---|
| 11 |
|
|---|
| 12 | always @(posedge clk)
|
|---|
| 13 | begin
|
|---|
| 14 | if (data > baseline)
|
|---|
| 15 | begin
|
|---|
| 16 | result_int <= data - baseline;
|
|---|
| 17 | end
|
|---|
| 18 | else
|
|---|
| 19 | begin
|
|---|
| 20 | result_int <= 12'd0;
|
|---|
| 21 | end
|
|---|
| 22 | end
|
|---|
| 23 |
|
|---|
| 24 | assign result = result_int;
|
|---|
| 25 | endmodule
|
|---|
Note:
See
TracBrowser
for help on using the repository browser.